Abstract-This paper presents design algorithms for hybrid filter banks (HFB's) for high-speed, high-resolution conversion between analog and digital signals. The HFB is an unconventional class of filter bank that employs both analog and digital filters. When used in conjunction with an array of slower speed converters, the HFB improves the speed and resolution of the conversion compared with the standard time-interleaved array conversion technique. The analog and digital filters in the HFB must be designed so that they adequately isolate the channels and do not introduce reconstruction errors that limit the resolution of the system. To design continuous-time analog filters for HFB's, a discrete-time-to-continuous-time ("Z-to-S") transform is developed to convert a perfect reconstruction (PR) discrete-time filter bank into a near-PR HFB; a computationally efficient algorithm based on the fast Fourier transform (FFT) is developed to design the digital filters for HFB's. A two-channel HFB is designed with sixth-order continuous-time analog filters and length 64 FIR digital filters that yield 086 dB average aliasing error. To design discrete-time analog filters (e.g., switched-capacitors or charge-coupled devices) for HFB's, a lossless factorization of a PR discrete-time filter bank is used so that reconstruction error is not affected by filter coefficient quantization. A gain normalization technique is developed to maximize the dynamic range in the finite-precision implementation. A four-channel HFB is designed with 9-bit (integer) filter coefficients. With internal precision limited to the equivalent of 15 bits, the maximum aliasing error is 070 dB, and with the equivalent of 20 bits internal precision, maximum aliasing is 0100 dB. The 9-bit filter coefficients degrade the stopband attenuation (compared with unquantized coefficients) by less than 3 dB.
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I. INTRODUCTION

F
ILTER banks are used in a number of communications applications such as subband coders for speech signals [1] , frequency-domain speech scramblers [2] , and image coding [3] . Fig. 1 illustrates an -channel maximally decimated parallel filter bank, where and are analysis and synthesis filters, respectively. The analysis filters channel the input signal into subband signals, which are downsampled by a factor
The downsampler, which decreases the sampling rate of the signals, and the upsampler, which increases the sampling rate of the signals, are denoted by the boxes with down and up arrows, respectively, as shown in theory for perfect-reconstruction (PR) nonhybrid filter banks has recently been established [4] - [7] . Using a filter bank for analog-to-digital (A/D) or digital-toanalog (D/A) conversion is an unconventional application of the filter bank architecture that improves the speed and resolution of the conversion over the standard time-interleaved array conversion technique. The hybrid filter bank analog-to-digital converter (HFB ADC) uses analog analysis filters to allocate a frequency band to each ADC in the array and digital synthesis filters to reconstruct the digitzed signal. Similarly, the reverse structure, which is known as the hybrid filter bank digital-toanalog converter (HFB DAC), employs digital analysis filters and analog synthesis filters. The HFB significantly improves the speed and resolution of the conversion by attenuating the effects of mismatches between the converters in the array, which otherwise severely limit the resolution of the system.
For very high-speed conversion, manufacturers such as Hewlett-Packard and Tektronix have conventionally implemented time-interleaved ADC's that consist of an array of moderate speed ADC's, which are triggered successively at the effective sample rate of the system. The speed and resolution of the system is limited because the system is extremely sensitive to ADC mismatches and clock timing errors. With signal preconditioning and compensation for linearity and timing errors, Hewlett-Packard has been able to build an 8 GSa/s, 8-bit, time-interleaved ADC with a signal bandwidth of nearly 2 GHz [9] . Effects of mismatches in converters in time-interleaved systems has been studied extensively [10] , [11] .
Petraglia and Mitra applied a fully discrete-time quadrature mirror filter (QMF) bank to A/D conversion by using switchedcapacitor analysis filters, downsamplers, an array of ADC's sampling at the subband rate, upsamplers, and digital synthesis filters, as shown in Fig. 1 (where each "subband processing" block is an ADC) [12] . The use of switched capacitors limits the speed of the system typically to the hundreds of kiloherz. In addition, switched-capacitor filters introduce switching noise, which can limit the signal-to-noise ratio (SNR) of the system. Typical switched capacitors have an SNR of about 85 dB [13] .
The HFB architectures presented here overcome the timeinterleaved architecture's extreme sensitivity to converter mismatches and timing errors and the switched-capacitor architecture's speed and noise limitations. The filters in the HFB architecture isolate the converters in the array and attenuate the aliasing errors caused by gain and phase mismatches. A comparison of the effects of gain, phase, and dc-offset errors in the time-interleaved and hybrid filter bank architectures is presented in [8] .
Applications of high-speed, high-resolution A/D and D/A conversion include direct digital receivers for wireless communications applications; radar receivers; test equipment such as oscilloscopes, spectrum analyzers, network analyzers, signal and pattern generators; modems; and medical imaging systems.
The practical challenge in constructing an HFB is to compensate for the effects of hardware components whose characteristics (e.g., resistance or capacitance) are imprecise and drift with time and temperature , which is a challenge not faced with conventional fully digital filter banks. An automated calibration algorithm that compensates for analog filter and converter mismatches and drift is developed in [8] .
The first challenge in constructing an HFB is to design the analog and digital filters in the filter bank to provide adequate channel separation and accurate reconstruction of the converted signal. As with conventional filter banks, the HFB itself can introduce gain and phase distortion and aliasing error into the system, even if the subband conversion is distortionless. Proper design of the filters will minimize the errors introduced by the HFB while still providing good filter characteristics (i.e., sharp cutoff and large stopband attenuation). Efficient design algorithms of both the digital and analog filters are developed in this paper. Section II provides a description of HFB's and the benefits of this architecture. Section III highlights the difference between the design and the calibration of HFB's. Sections IV and V present algorithms for the design of HFB's as well as design examples and results. Section VI summarizes the results.
II. HYBRID FILTER BANKS
The maximally decimated HFB ADC employs analog analysis filters to channel the wideband analog input signal into subband signals. Note that the analysis filters shown in Fig. 1 can be continuous-time filters (e.g., passive LC circuits or active operational amplifier circuits), which is called a continuous-time HFB [8] , [14] , or the analysis filters can be discrete-time filters (e.g., CCD devices, switched-capacitors), which is called a discrete-time HFB. The subband signals are sampled at the effective sample rate of the system and converted to digital signals withbit ADC's. The digitized subband signals are upsampled by and reconstructed via the digital synthesis filters The effective sample rate of the system is times that of the subband ADC's in the array, and the resolution is bits, which is the same as that of the subband ADC's in the array.
The discrete-time HFB ADC employs discrete-time analog analysis filters such as CCD devices and discrete-time digital synthesis filters. This discrete-time CCD architecture is well suited for low-power, monolithic, relatively high-speed conversion (tens of megahertz), and moderate resolution (8-12 bits) (e.g., 40 MSa/s, 12-bit HFB ADC chip in CCD technology) [15] . Applications of the discrete-time HFB include medical imaging, portable electronics, and HDTV.
The continuous-time HFB ADC employs continuous-time analog analysis filters such as RLC networks and discretetime digital synthesis filters. The continuous-time system is well suited for very high-speed (hundreds of megahertz), very high-resolution (8-16 bits) systems that are not necessarily low power (e.g., a 160 MSa/s, 12-bit HFB ADC system using four Analog Devices AD9042 12-bit 40 MSa/s ADC's).
The focus of this paper is the maximally decimated HFB, but it is worth noting that the oversampled HFB ADC can be used to improve the resolution at the expense of the speed of the conversion. The analog analysis filters channel the wideband analog input signal into subband signals. The subband signals are sampled at times the effective sample rate of the system and converted to digital signals with -bit ADC's, where is the oversampling factor, and For each doubling of , the quantization noise is reduced by 3 dB, or one half of an effective bit. Rate changers alter the digitized subband signals by a factor of , and the output signal is reconstructed via the digital synthesis filters The effective sample rate of the system is times that of the subband ADC's in the array and has a resolution equal to effective bits [16] . The HFB DAC is simply the reverse of the HFB ADC and employs digital analysis filters and analog synthesis filters (either continuous-time or discrete-time ). The analysis and synthesis filters in the HFB attenuate the effects of gain and phase mismatches between the converters in the array, which otherwise severely limit the resolution of the conventional, time-interleaved architecture. In addition, the HFB requires a single timing signal as opposed to the very accurately time-skewed signals necessary in time interleaving. The analysis and/or synthesis filters in the HFB can be used to compensate for gain and phase errors. Continuous-time filters or CCD devices can be used to overcome the speed and noise limitations of a switched-capacitor implementation.
For specific applications, higher resolution ADC's can be assigned to frequency bands where higher dynamic range is necessary. The HFB requires more hardware than time interleaving, but for applications such as compression or adaptivearray processing, the HFB can directly provide channelization for subband processing without the need for additional filtering hardware. Nonuniform subband bandwidths can be used. The HFB is amenable to a full VLSI implementation to decrease the size, improve the performance, and reduce the cost, especially in a low-power CCD implementation. Polyphase structures can be used to filter the signals at the lowest possible rate.
Since this architecture does not mix high-frequency bands down to baseband, the HFB (like the time-interleaved system) does not overcome the need for high-speed, high-precision sample-and-hold circuitry. Recently, manufacturers such as Analog Devices and Motorola have introduced off-the-shelf converters whose sample-and-hold analog bandwidth far exceeds the converter's Nyquist bandwidth, eliminating the need to implement additional sample-and-hold circuitry for use in the HFB [17] .
III. DESIGN VERSUS CALIBRATION
The design and the calibration of HFB's are considered to be two separate problems. The design procedure calculates the analysis and synthesis filters that provide adequate signal channelization (i.e., high stopband attenuation and sharp cutoff) with accurate signal reconstruction (i.e., negligible distortion and aliasing error introduced by the filter bank). The design procedure does not take into account the mismatches between the ADC's in the array, and it assumes that the analog filters can be built to specification.
The calibration procedure alters filters to compensate for ADC mismatches and frequency response deviations in the analog filters due to hardware components whose characteristics (e.g., resistance or capacitance) are imprecise and drift with time and temperature variation. An efficient calibration procedure is developed in [8] .
IV. DESIGN OF CONTINUOUS-TIME HYBRID FILTER BANKS
This section presents the design of near-PR continuous-time analog analysis filters and the digital synthesis filters in the maximally decimated continuous-time HFB ADC. Ideally, the analysis filters and synthesis filters are designed such that the HFB output should simply be a scaled, delayed version of the input (1) where is the system delay, is the subband ADC sample period, and the distortion/aliasing functions are .
is the distortion function and corresponds to the gain and phase of the filter bank, and are the aliasing functions and correspond to the aliasing errors in the filter bank. Equation (2) corresponds to the traditional PR conditions. The goal in the design of CT HFB's is to design filters that have the required channelization properties and approximate the PR conditions as closely as possible. Distortion should be small (e.g., less than a tenth of a decibel deviation from ideal 0 dB), and aliasing error should be minimized so that it does not limit the resolution of the system.
A. Design of Analysis Filters
The first step in designing the analysis filters is to determine the filter specifications necessary to yield the desired speed and resolution of the analog-to-digital conversion (e.g., 160 MSa/s speed with 12-bit resolution). The ADC's in the array are selected to have the desired resolution of the overall system at the highest speed available; based on the speed of the converters, the number of channels in the HFB is determined (e.g., four 40 MSa/s converters are needed to achieve a system speed of 160 MSa/s). Then, the uniform bandwidth filter cut-off frequencies ( 3 dB frequencies) are [in Hertz], where [in seconds] is the effective sample period of the system. Since the HFB attenuates the effects of mismatches between ADC's in the array, the filter stopband attenuation is related to the ADC mismatch errors. Mismatches cause aliasing errors that limit the spurious free dynamic range (SFDR). The relationship is derived in [8] , and the result for gain mismatches in the ADC's is
where is the expected value of the gain mismatch error between ADC's in the array. For example, assume a good 12-bit ADC has SFDR dB [18] and that the ADC's have mismatch error dB. Therefore, from (3), the required filter stopband attenuation is 27 dB. The filter cutoff should be as sharp as possible to make the transition bands as narrow as possible, which simplifies the calibration of the HFB.
One option for the analysis filters is to simply use offthe-shelf filters that meet the required specifications. This is the simplest solution, but as discussed in [19] and [20] , the characteristics of some standard filter types complicate the reconstruction demands of the synthesis filters. For example, Chebyshev or elliptic filters can have passband ripple and nonconstant group delay, which require synthesis filters to be very high order to provide accurate signal reconstruction, and Butterworth filters, which have no passband ripple and nearly constant group delay; these enable lower order synthesis filters to provide accurate signal reconstruction.
An alternative is to constrain the number of poles and zeros in the analysis filters and iteratively optimize the pole and zero locations to provide both adequate channelization and accurate signal reconstruction with low-order synthesis filters. This method is discussed in [19] .
1) -To-Transform: Another option for the continuoustime analysis filters is to transform a PR discrete-time solution that meets the filter specifications into the continuous-time domain. Relatively low-order discrete-time filter banks have been discovered that introduce no distortion or aliasing errors and whose filters meet the requirements derived above. The transform should yield stable continuous-time filters that match the frequency response of the discrete-time filter point by point. To preserve the reconstruction accuracy in the design of HFB's, accurate frequency response matching is critical. Neither the bilinear transform nor impulse invariance [21] techniques meet this criteria; therefore, a new transform similar to the Padé approximation [22] is presented here.
A discrete-time to continuous-time (i.e., " -to-") transform converts a discrete-time filter into a continuous-time filter , whose frequency response accurately approximates that of the discrete-time filter The transform is a ratio of polynomials in (4) The accuracy of the approximation can be improved by increasing the order of the numerator and denominator polynomials and To design the analysis filters, a PR discrete-time filter bank is first designed using standard PR discrete-time filter bank design techniques to meet the desired specifications derived above [23] . Second, the transform is used to calculate the continuous-time analysis filters (5) that approximate their discrete-time counterparts.
2) Design of -to-Transforms: The objective is to design the transform , which can be used to directly calculate a continuous-time filter , whose frequency response accurately approximates that of a given discrete-time filter That is, find such that the error (6) is minimized, where is the effective sample period of the system. and are related as in (5) . should be stable if is stable. With the given error criteria, the optimal is a ratio of polynomials in seconds whose frequency response approximates For simplicity (and with no loss of generality), assume the sampling period (in seconds) so that ; the continuous-time frequency is equal to the discrete-time frequency
The design of is the same as designing a continuous-time filter whose frequency response approximates on the interval or if the coefficients are real. Algorithms for this standard filter design problem are common (e.g., Matlab function invfreqs). The optimization routine calculates the realcoefficient numerator and denominator polynomials of that minimize the error (7) at (e.g., ) equally spaced frequencies on The order of the numerator and denominator and can be specified independently. Higher order transforms improve the accuracy of the approximation but increase the order of the resulting filter. For example, a fourthorder transform [i.e., the highest order of and is 4] transforms an th order discrete-time filter into a continuous-time filter of order 3) Allpass -to-Transforms: Constraining to be a causal, stable allpass function assures that transformed filters will be stable. Considering allpass functions is natural since the frequency response of the desired transform is , which has unity gain. The allpass constraint for with real coefficients is (8) so that the magnitude of is forced to be unity. The design of allpass transforms requires fewer optimization variables since the numerator and denominator of are directly related [see (8) ] as opposed to an unconstrained optimization, which allows the numerator and denominator functions to be chosen independently (which is considered below). Table I shows the average, standard deviation, and maximum of the error in five causal, stable, allpass -totransforms, where the error is defined as in (7) .
If is a causal, stable allpass function (i.e., its poles are in the left half plane), then stable discrete-time filters (i.e., their poles are inside the unit circle) are transformed into stable continuous-time filters. A stable discrete-time pole at (9) is transformed into continuous-time poles at via the transform [see (4) ] so that From (9)
From the properties of allpass functions, if , then ; the transformed pole locations are in the left half plane, and the transformed filter is therefore stable.
4) Unconstrained -to-Transforms: Allpass functions are constrained to have the same order numerator and denominator [see (8) ], which may result in unnecessarily complex transformed filters. The unconstrained transform allows independent specification of the numerator and denominator order. For stability, the order of the numerator should be less than or equal to that of the denominator; otherwise, the magnitude of the frequency response approaches infinity as the frequency increases. Table II shows the average, standard deviation, and maximum value of the (7).
The unconstrained optimization converges to the allpass solution when the order of the numerator and the denominator are the same, indicating that the allpass function is the optimal solution given the squared-error criteria [see (7)].
Note that not all combinations of numerator and denominator order lead to stable transforms (i.e., some stable discretetime filters can be transformed into unstable continuous-time filters) unless the transform is allpass. For discrete-time filters that are causal and have a finite impulse response (FIR), the poles of should be in the left half plane so that the transformed filter [as defined in (5)] has poles in the left half plane and, therefore, is stable. For discrete-time filters that have an infinite impulse response (IIR), determining if the poles of transformed continuous-time filter will lie in the left half plane is most easily done with numerical Monte Carlo techniques.
A Monte Carlo analysis was performed for all combinations of numerator and denominator order in up to order ten to determine which transforms yield stable filters. A given is used to transform a discrete-time filter with a pole at into a continuous-time filter, and the poles of the resulting filter are calculated to determine if they are in the left half plane and, therefore, stable. The process is repeated over a large number of random, uniformly distributed pole locations to provide a good approximation of the locations and percentage of unstable cases.
The Monte Carlo analysis confirms that the order of the numerator should be less than the order of the denominator for the transform to yield stable filters. For all the cases listed in Table II , all poles of are in the left half plane so that FIR filters are transformed into stable continuous-time filters. Results from the Monte Carlo analysis reveal that a very high percentage of the resulting continuoustime pole locations using the cases listed in Table II were stable; therefore, the vast majority of stable IIR filters are transformed into stable continuous-time filters. The unstable filters were cases when poles near the unit circle in the domain were transformed into poles just to the right of the axis in the domain. When starting with IIR discretetime filters, one should always confirm the stability of filters designed with this -to-transform.
Good transforms for designing HFB's should be stable, low order, and fairly accurate (better than approximately 25 dB maximum error). The following cases meet these criteria [where refers to the order of the numerator and denominator ]: (2,2), (1,3), (1, 4) , (4, 4) . The (2,2) transform is the most practical since it is the lowest order (therefore, lowest hardware complexity), and it provides a maximum error of 26 dB, which is about as accurate as a hardware implementation could be built (i.e., even if the transform had better accuracy, hardware component variations would make it difficult to build filters whose frequency response matches the specified frequency response closer than about 25 dB absolute error). The synthesis filters designed in Section IV-B compensate for the inaccuracy of the transform, and the calibration of the HFB compensates for inaccuracy in a hardware implementation. Recall that a th-order transform translates an th-order discrete-time filter into a continuoustime filter with order so that one drawback of the (2,2) transform is that it yields continuous-time filters with double the order of the original discrete-time filter.
5) Design Results:
The allpass (2,2) -to-transform is (11) As depicted in Table I , this transform approximates with an average error of 36 dB and maximum error of 26 dB. Note that the approximation is only valid for , which is the only frequency region needed by the HFB. Fig. 2 depicts the accuracy of the approximation for Unlike the bilinear transform, which maps discrete-time frequencies to continuous-time frequencies with a nonlinear function, this -to-transform attempts a linear mapping, thereby preserving the frequency response. For the secondorder transform above, rad/s in the discrete-time domain translates to Hz in the continuous-time domain, and rad/s translates to Hz. Using well-known discrete-time filter bank design techniques, a two-channel, third-order discrete-time PR FIR filter bank was designed, yielding two third-order discrete-time analysis filters and and two third-order discretetime synthesis filters and The -to-transform was used to transform the discrete-time analysis filters into two sixth-order continuous-time analysis filters and via (5) . This HFB (which was comprised of sixth-order continuous-time analysis filters and third-order FIR synthesis filters) yields dB average deviation from 0 dB distortion and 43 dB average aliasing. The optimal synthesis filters designed in Section IV-B significantly improve the distortion and aliasing error.
Using the same third-order prototype PR FIR filter bank above, a new HFB was designed with the allpass (4,4) -totransform (12) The resulting HFB (12-order continuous-time analysis filters and third-order FIR synthesis filters) yields dB average deviation from 0 dB distortion and 119 dB average aliasing.
B. Design of Synthesis Filters
Given the analysis filters (which are designed with any of the methods described above: standard off-the-shelf analog filters, constrained iterative optimization, or -to-transform), the synthesis filters are designed to minimize the reconstruction error as measured by the distortion and aliasing functions (2). The distortion should be small (e.g., less than a tenth of a decibel deviation from ideal 0 dB), and the aliasing should be less than the desired SFDR of the system (e.g., 80 dB for a good 12-bit ADC). This section presents a computationally efficient algorithm that iteratively adjusts the system delay [as defined in (1)] and calculates the optimal FIR synthesis filters with a squared-error criteria. Fig. 3 shows the flowchart for this synthesis filter design algorithm.
1) Design of Synthesis Filters Using Inverse Fast Fourier Transform:
Given the system delay and the analysis filters , the PR constraints in (2) can be solved for the frequency response of the ideal synthesis filters Equation (2) forms a set of simultaneous equations linear in the unknown synthesis filters, which can easily be solved with standard linear algebra techniques. For example, the frequency responses of the ideal synthesis filters for are in (13) and (14) , shown at the bottom of the page, on the interval , where is the sample period of the subband ADC's.
This section presents a method for designing the length FIR synthesis filters , whose frequency responses optimally approximate the ideal PR frequency responses in a squared-error sense (15) To find the minimum, this error function is differentiated with respect to the impulse response Using the general relation , (15) can be expanded to (16) Using the definition of the Fourier transform (17)
Differentiating the error yields (18) The definition of the inverse Fourier transform is (19) Assuming real-valued impulse responses [i.e., and ], (18) can be simplified to (20) Therefore, the impulse response of the synthesis filter that minimizes the squared error is simply the inverse Fourier transform of the ideal frequency response (21) which can be calculated with the computationally efficient fast Fourier transform (FFT) algorithm. When calculating the inverse Fourier transform of the ideal frequency response expressions, care must be taken to ensure that the synthesis filters calculated have real coefficients. The Fourier transform must be conjugate-symmetric for its impulse response to be real. The Fourier transform of the ideal synthesis filters are specified over the interval as in (13) and (14); therefore, the conjugate-symmetric Fourier transform of the ideal synthesis filters from (or equivalently as used in some FFT algorithms) can be formed by taking the complex conjugate of the Fourier transform on , reversing it in frequency, and moving it to (or ). Furthermore, the symmetry and periodicity properties of conjugate-symmetric Fourier transforms require the imaginary part of the transform to be zero at frequencies that are integer multiples of , this should be forced manually since the ideal synthesis filter expressions [e.g., (13) and (14)] are not guaranteed to meet this property.
Therefore, (21) [where the frequency response of the ideal filters is forced to be conjugate-symmetric] yields the real-coefficient impulse response of the synthesis filters that minimizes the squared error (15) . Equation (21) can be evaluated numerically with the computationally efficient FFT algorithm. Using samples of the ideal conjugate-symmetric synthesis filter Fourier transform , the -point inverse FFT is the impulse response of the desired filter time-aliased every points.
should be chosen large enough that the impulse response has sufficiently decayed so that the time aliasing is negligible (e.g., points); therefore (22) However, the resulting -point impulse response is unnecessarily long; therefore, it is windowed with a length boxcar function (23) where the boxcar function is (24) Equation (23) represents a general, computationally efficient filter design algorithm that calculates the optimal, length , real-coefficient FIR filter , whose frequency response matches a desired frequency response with a squared-error criterion.
2) Iterative Optimization of System Delay:
The design of HFB's requires specification of the system delay [as defined in (1)], which can be optimized to further reduce the squared error. The system delay must be the same for all synthesis filters; therefore, the joint error function should be used to optimize the delay for all the synthesis filters simultaneously (25) Evaluation of the error is easier in the time domain than in the frequency domain. By Parseval's relation, minimizing (25) is equivalent to minimizing (26)
From (22) and (23) (27) The error is minimized by iteratively adjusting the system delay , recalculating the synthesis filters [see (23) ], and repeating until the energy in the truncated coefficients [see (27) ] is minimized. Standard minimization algorithms, such as Matlab's , can be used. Note that the system delay is not necessarily an integer. This optimization is computationally efficient because it relies on iterated evaluations of the inverse FFT, and it can calculate optimal synthesis filters and system delay in a matter of seconds.
The synthesis filter length should be the smallest value that still yields the desired distortion and aliasing error. As mentioned earlier, the distortion should be small (e.g., less than a tenth of a decibel deviation from ideal 0 dB), and the aliasing should be lower than the desired SFDR of the system. In practice, the filter length should be chosen such that the aliasing should be 6 to 9 dB lower than the desired SFDR to allow for the increase in aliasing that occurs when implementing the synthesis filters with quantized coefficients. 
3) Synthesis Filter Design Results:
Using the sixth-order analysis filters designed with the (2,2) -to-transform in Section IV-A, the synthesis filter design algorithm was used to calculate the optimal system delay , and the optimal length FIR synthesis filters. The optimal system delay was This HFB has dB average deviation from 0 dB distortion and dB average aliasing, as shown in Fig. 4 . This HFB would be suitable for systems up to approximately 12 bits resolution since the aliasing error is below the SFDR of a good 12-bit device.
The 12th-order analysis filters designed with the (4,4) -to-transform in Section IV-A were accurate enough that further optimization of the original PR prototype synthesis filters is probably unnecessary. As stated in Section IV-A, this CT HFB with 12th-order analysis filters and length FIR synthesis filters has dB average deviation from 0 dB distortion and 119 dB average aliasing. This system would be would be suitable for systems up to approximately 16 bits resolution.
V. DESIGN OF DISCRETE-TIME HYBRID FILTER BANKS
Due to the analog implementation, the design of discretetime HFB's faces several obstacles not found in traditional discrete-time filter banks. Discrete-time analog filters such as switched-capacitors or CCD's have multiplier coefficient quantization constraints, limited internal precision, and clipping or overflow that are not limiting issues in a traditional digital signal processor (DSP) implementation of discrete-time filter banks.
This section presents the design of DT HFB's with quantized coefficients that provide near-PR even with limited internal precision. The technique of lossless factorization of paraunitary filter banks in [24] and [25] is modified to allow for limited multiplier coefficient precision, limited internal precision, and clipping. An existing paraunitary PR discretetime filter bank (such as a cosine-modulated PR filter bank [23] ) is factored into lossless factors, each of which can be quantized to any precision without altering the PR property. The result is a PR filter bank (i.e., no distortion or aliasing) , where the filter frequency responses are approximations of the original unquantized filters with degraded stopband attenuation and passband ripple, depending on the precision of the quantization.
The resulting filter bank is implemented in hardware with finite-precision arithmetic, which increases the distortion and aliasing error, and is therefore not considered a PR filter bank. Finite-precision arithmetic causes arithmetic operations to be rounded to the internal wordlength of the hardware: an error that accumulates from stage to stage in the system. However, the error can be minimized to an acceptable level by gain normalization between stages to maximize the dynamic range without overloading the signal.
A four-channel example architecture based on a length-16 FIR PR cosine-modulated filter bank is investigated.
A. Lossless Factorization
The analysis filters are represented in matrix form as (28) The Type I polyphase representation is used to move the analysis filters after the downsamplers; therefore, the filtering is done more efficiently at the subband data rate, as shown in Fig. 5 .
is the analysis filter polyphase matrix, and its element is (29)
The synthesis filter polyphase matrix has similar form. A PR discrete-time filter bank with the paraunitary property is designed using standard design methods [23] . The paraunitary property is (30) where is the transpose conjugate of , and is the conjugate of (Note that the factor is used in throughout this paper to denote an arbitrary, nonzero Vaidyanathan develops a lossless factorization of a paraunitary polyphase matrix [24] , [25] (33) where is an unitary matrix , and the integer is determined from the determinant of the polyphase matrix (34)
The lossless factors are iteratively factored out of the polyphase matrix (35) where the vectors can be quantized independently to any precision without affecting the lossless property. The lossless factors are implemented with fixed-precision multiplier coefficients. The implementation of each lossless factor is shown in Fig. 6 . Note that the factor is implemented as shown (36) since it would normally require higher precision multiplier coefficients, which are not available in some analog implementations. Note that this requires more multiplications, but analog multipliers are relatively small and do not significantly add to the hardware complexity. The unitary matrix from (33) is factored with the Householder factorization so that it can be quantized without affecting its unitary property (37) where is a constant diagonal matrix. The unitary factors are iteratively factored out of (38) where the vectors can be quantized independently to any precision without affecting the unitary property. As above, the unitary factors are implemented with fixed-precision multiplier coefficients. The implementation of each unitary Householder factor is shown in Fig. 7 . Note that the factor is implemented as above (39) since it would normally require higher precision multiplier coefficients, which are not available in some analog implementations. The full factorization of the analysis filter polyphase matrix is (40) From (31), the synthesis filter polyphase matrix can be expressed as (41) where the lossless factor is defined as
Note that the vectors in and in are identical to those in the analysis filter polyphase factorization so that no further computation is required to calculate the synthesis filter polyphase factorization. Assuming full internal precision arithmetic, the PR property in (32) can be verified for the HFB implemented with this polyphase factorization and quantized (i.e., integer) coefficients.
1) Quantization Algorithm:
The following quantization algorithm is used to calculate the -bit filter coefficients that approximate the infinite-precision filter coefficients specified in the vectors and In general, a real number is quantized to -bit precision (43) such that is as close to as possible. The integer is in the range of allowable -bit integers (e.g., for two's complement integers), and the integer specifies the "binary point." If is positive, the binary point is chosen to be the maximum integer such that , where maxval is the maximum positive integer allowable in bits (e.g., for two's complement) (44) If is negative, the binary point is chosen to be the maximum integer such that , where minval is the minimum negative integer allowable in bits (e.g., for two's complement) (45) The vectors and must be quantized to the same binary point and should be chosen as in (44) and (45) so that the largest magnitude value in the vectors does not overflow the allowable -bit integers. Given the binary point , the integer is rounded to the closest integer to
B. Normalization
In the HFB, the implementation of the filters have finite internal precision, which introduces inaccuracies that increase the distortion and aliasing errors. Normalization factors are used to maintain the highest dynamic range possible, which minimizes the effect of roundoff error and controls the distortion and aliasing errors to below the desired SFDR of the system. To approximate these finite-precision effects, internal calculations are rounded to an equivalent number of "bits." Without normalization, signals are attenuated through each stage in the factorization, thereby reducing the signal-to-noise ratio and increasing the effect of the round-off error.
To maximize the dynamic range of the system, normalization factors should be calculated to make signal gain as close to but not exceeding unity. The normalization factor must be chosen such that the signal gain can never exceed unity since overflow will occur, causing extreme clipping error in the filter bank. Fig. 6 shows the three points (I, II, and III) in the lossless factor where overflow can possibly occur. The normalization factor before should be the largest magnitude possible such that signal gain does not exceed unity at points I, II, or III. The cumulative transfer function for the system from the input to each of these three points is calculated for each successive factor. The maximum amplitude signal that can occur at these points occurs when the input signal is such that the coefficients in the cumulative transfer function add coherently. The worst case (maximum gain) of the three check points is noted, and the normalization factor is the inverse. This assures that the worst-case signal does not exceed unity, thereby maximizing the dynamic range of the system while preventing overflow. The three checkpoints for the synthesis filter lossless factors are similar to those for Fig. 7 shows the two check points for the unitary Householder factors
C. Design Results
An system based on an FIR length 16, PR cosinemodulated filter bank was designed. The filters were factorized as in Section V-A, and the resulting filter coefficients were quantized to 9 bits (signed binary). Optimal normalization factors were calculated as in Section V-B and quantized to 9 bits. The filter bank with quantized coefficients was verified to be PR. The original cosine-modulated filter bank had 31.5 dB stopband attenuation, and the 9-bit quantization of the coefficient decreased stopband attenuation to only 29 dB. The frequency response is not significantly altered by even extreme quantization; with 5-bit coefficients, stopband attenuation was still better than 20 dB, as shown in Fig. 8 .
Simulations were performed on the system with 9-bit coefficients implemented with finite-precision arithmetic (to approximate a finite-precision sampled-analog implementation). The round-off error does not noticeably affect the frequency response stopband attenuation, but it does increase the distortion and aliasing errors in the filter bank. With internal precision limited to the equivalent of 15 bits, the maximum aliasing error was at 70.5 dB. With internal precision limited to 20 bits, the maximum aliasing was 105 dB. Note that a good 12-bit ADC has an SFDR of approximately 80 dB [18] ; therefore, the internal precision of a sampled-analog implementation of an HFB should be better than the equivalent of 17 bits so that aliasing errors do not limit the resolution of the HFB.
VI. CONCLUSIONS
This paper develops efficient algorithms for the design of -channel, maximally decimated, uniform bandwidth continuous-time HFB's and discrete-time HFB's. The continuous-time hybrid filter bank analog-to-digital converter employs continuous-time analog analysis filters and discretetime digital synthesis filters. The filters are designed with enough stopband attenuation to attenuate the effects of mismatches between the converters in the array, which otherwise severely limit the resolution of the system. The filter cutoff should be as sharp as possible to simplify the calibration. This paper develops a discrete-time-to-continuoustime (" -to-") mathematical transform similar to the Pade' approximation, which converts a discrete-time filter to a continuous-time filter with approximately the same frequency response. This enables PR discrete-time filter banks to be transformed into near-PR continuous-time hybrid filter banks. A stable second-order transform has frequency-response matching better than 28 dB, and a stable fourth-order transform has matching better than 99 dB. Note that a th-order transform converts an th-order discrete-time filter into a continuous-time filter with order With continuous-time analysis filters designed with theto-transform (or other methods), the discrete-time synthesis filters are designed to minimize the filter bank reconstruction error. An efficient algorithm based upon the fast Fourier transform is developed, and it calculates the optimal realcoefficient FIR filters that minimize the squared reconstruction error in a matter of seconds. A continuous-time HFB with sixth-order analog analysis filters and length 64 FIR synthesis filters with dB average deviation from 0 dB distortion and 86 dB average aliasing error was designed with the -to-transform and the FFT filter design algorithm.
The discrete-time hybrid filter bank analog-to-digital converter employs discrete-time analog analysis filters (such as switched-capacitors or CCD's) and discrete-time digital synthesis filters. A lossless factorization technique is used to design the filters. A paraunitary, PR discrete-time filter bank is factored into lossless factors that can be quantized without affecting the PR property. A gain normalization technique is used to maximize the dynamic range by reducing the effects of round-off error in a finite-precision, sampled-analog implementation. A four-channel discrete-time hybrid filter bank based on a PR, FIR, length 16, cosine-modulated discrete-time filter bank with 31.5 dB stopband attenuation is designed using this lossless factorization. With 9-bit filter coefficients, stopband attenuation was still better than 29 dB. In a sampled-analog implementation with the equivalent of 15 bits internal precision, aliasing error was less than 70.5 dB and with the equivalent of 20 bits internal precision, aliasing error was less than 105 dB.
Due to the inaccuracies associated with analog implementations, the design of hybrid filter banks is more challenging than for conventional filter banks. The HFB architecture itself is less sensitive to analog mismatch errors such as gain, phase delay, and dc offset in the subband converters. The efficient design algorithms presented in this paper are developed with analog implementation issues at the forefront. With proper calibration, the hybrid filter bank has the potential to overcome analog inaccuracies and provide very high-speed, high-resolution conversion of signals between analog and digital. 
